In this paper we describe a methodology using a fast PG mesh prototyping based flow for such SoCs, that can be used to identify PG grid overdesign by early static and Dynamic Voltage Drop analysis of ...