News
A 16-bit 125 MS/s pipeline analog-to-digital converter (ADC) implemented in a 0.18 ¿m CMOS process is presented in this paper. A SHA-less 4-bit front-end is used to achieve low power and minimize the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback